INTRODUCTION
A wide variety of applications require noise sources as building blocks namely, in electronic testing and measurement, communication systems and cryptography [ I]. Digital circuits can be employed to create pseudorandom numeric sequences but, for very stringent requirements such as data encryptation, pseudorandom noise is often inadequate [2]. Discrete implementations usually lead to larger power dissipations and die areas since a digital-to-analogue converter .and an anti-imaging low-pass filter are required to provide an analogue continuous-time output. Noise generators can be used for digital self-calibration of analogue-to-digital converters (ADCs) [3] and, since these generators have a uniform power spectral density, they are probably the best stimulus for on-chip full-speed characterization of video-rate ADCs through histogram tests [4] . This paper presents a CMOS analogue circuit for Gaussian noise generation as well as a new circuit for transforming Gaussian noise into uniform noise both operating with a single supply-voltage of 1.W. The Gaussian noise generator (GNG) is based in a fully-differential high-gain inverting configuration. The amplifier (opamp) used employs a threestage topology comprising a folded-input stage followed by two differential common-source stages with offset cancellation of the first and second stages. Different realizations of GNGs based deterministic chaotic circuits have also been reported and can be found in [ I I]. However, a full description of such technique as well as a comparison between it and the one used in this work is out of the scope of this paper. The specifications for the GNG require high closed-loop gain, a bandwidth of 10 MHz, an output swing of 0.8 V and an output-referred rms noise of, at least, two hundreds of mili-Volts. As shown in section 4 of this paper, this can be achieved by means of a powerhl circuit optimizer based on genetic algorithms. The uniform noise generation can be then generated using a new low-voltage (LV) analogue circuit that transforms Gaussian noise into Uniform noise using two non-correlated GNG circuits. Finally, simulated results are presented and discussed.
LOW-VOLTAGE LOW-POWER CMOS GAUSSIAN NOISE GENERATOR (GNG)

A) Circuit Principles and Topology
The GNG generator can be realized by a continuous-time or discrete-time implementation. Two possible circuits, corresponding to each case are shown in Fig. I (a) and (b), respectively. In this paper, for simplicity reasons, only the continuous-time version of GNG is described. However, the design of the switched-capacitor (SC) version is straightforward. The continuous-time GNG shown in Fig. 1 (a) , works by amplifying the thermal noise produced by large input resistors using a low voltage opamp in a high-gain closedloop configuration. This method was reported in [2] but for the case of a GNG circuit supplied with 5V. Resistors R3 are used to generate wideband thermal noise in the form of kTIC,, , where k is Boltzmann's constant, T is absolute temperature and C;, represents the equivalent input capacitance of the opamp. The second source of input-referred thermal noise is the opamp itself which should be designed to have input transistors with very low transconductance, gm,, quite-large excess noise factor, y, and it should be optimized in order to maximize the bandwidth (A/), the outputreferred noise, V,, (rms) , and the open-loop dc gain, A .
where & ( f ) represents the input-referred spectral noise density of the opamp. A schematic of the LV opamp is depicted in Fig. 2 . The circuit comprises a folded-input stage followed by two differential common-source stages with input offset cancellation. For the sake of simplicity, the output-stage (third-stage) is not shown since it has exactly the same topology of the second (but, obviously, with a different sizing). The four low-pass filters (LPF) used for offset cancellation can be implemented using a simple IS'-order passive structure with the capacitors implemented using NMOS devices with large gate area. The undesirable effect of high lif noise because of using PMOS input devices with very low transconductance in the first stage is significantly attenuated by the high-pass response of the second and third stages due to the offset cancellation method employed. The poles of the LPFs can be placed at a frequency where the residual lifnoise is negligible. Note that for the previously referred applications in ADCs, the noise does not necessarily have to be white over the entire bandwidth as long as it remains Gaussian. 
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where G represents the closed-loop gain and rnin, r,,, ,  T~~~~~, r,,,,2. T , , ,~~ , are the time-constants associated respectively with nodes nin, ncas, nFold, nOut2 and with the output-node (nOut3, not represented). These time-constants are only dependent on the impedance and the parasitic capacitances associated to each node, according to (for C , <<):
n"",, gdsJ(3rd.mge) + gds4(1rd,stage) + gds6(3rd.stagc) + gL Usually only one of these time-constants is dominant, typically 5.;" or rnFOld , depending on the sizing and on the load. 
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Lv ANALOGUE CMOS CIRCUIT FOR TRANSFORMING OF GAUSSIAN NOISE INTO UNIFORM NOISE (G2U)
The proposed novel circuit implements the following transformation function: [7] . It should be noted that, a LV analogue implementation of the function e-((":+v;)/2) becomes impossible since factor -((.:+4)/2) has necessarily to be a voltage and possible values are distributed in the interval [(-(3-0)'/2), 01 with CJ = IV. However, this hnction can be realized as a product of two Gaussian functions ( but it requires an additional multiplier as illustrated in the block diagram shown in Fig. 3 . If the standard deviation of each GNG is smaller than 1 (for practical reasons), an additional constant, k,, should be introduced to compensate this reduction. becomes essentially Gaussian. However, the implementation of the Gaussian function is not precise, since the referred currents have not an exact Gaussian form.
In fact, the function is described by [9] :
where K represents the multiplicity of transistors M2 in parallel ( K = 2 in this case) and Q represents an adjusting constant. For relatively small input signals and reduced biasing currents the relative error can be made small. In order to perform the product of both Gaussian functions the differential trans-linear multiplier shown in Fig. 4 (b) is used [IO] . Analyzing this circuit it can be found that its output is given hv 
CIRCUIT'S SIZING AND SIMULATED RESULTS
AJ
The GNG block Table 1 compares the obtained values of the GNG after the optimization described with post-simulated (ac simulations) values for the circuit using an electrical simulator. Using R3=100kR, gmr= 55pS, I, = ZOpA, IC,,= 47pA, I2 = 37pA, I>,,,,, sicre, = 196pA, y = 12 and C,,= 0.1 pF a differential GNG with a= 232mV and with bandwidth of about IO MHz can be designed. The major differences appear in the open-loop gain, A , as well as in the bandwidth, 4 The reason is mainly due to the equations used for the drain-source conductances, which are not precise for small drain-source voltages.
B) The G2U block
The complete circuit is designed for the same referred 0.35pm CMOS technology. Two of the GNG previously The transformation function, f ( v l , v 2 ) , was electrically simulated using two equal differential input ramp-signals producing a differential output current with less than 0.4% of maximum relative error to the ideal function. This error was obtained using where npts is the number of simulated points (npts = IOOOO) and, f.'(vI,vr)and fi(vl,vz) represent, respectively, the simulated and the ideal transformation functions.
The complete circuit dissipates about 750pW for at 1.5V. This circuit was also electrically simulated by directly applying two differential Gaussian-noise signals with 216 points generated in MATLAB. Fig. 5 (a) displays the input differential Gaussian noise voltage signal and its histogram and Fig. 5 (b) shows the output differential uniform noise current signal and its histogram.
CONCLUSIONS
A broadband CMOS analogue circuit for Gaussian noise generation as well as a new circuit for transforming Gaussian noise into uniform noise designed for a supply voltage of 1.5 V were presented. Electrical simulations proved that high noise amplitudes and reasonable bandwidths can be achieved with relatively low power consumption.
